|Table of Contents|

Design of software-implemented error detection andcorrection for cubesat


Research Field:
Publishing date:


Design of software-implemented error detection andcorrection for cubesat
Zhu MingjunZhou Yujie
School of Mechanical Engineering,Nanjing University of Science and Technology,Nanjing 210094,China
CubeSat single event effect operating system error detection and correction reliability analysis fault injection
In view of that the low reliability of the CubeSat system,the data on CubeSat is easily effected by the single event effect in the space,causing satellite software fault.The error detection and correction(EDAC)fault tolerance method is proposed to be applied to CubeSat memories in this paper.The method is based on the real-time operating system uCOS.By the software realization of the EDAC to detect and correct memory data errors,the establishment of periodicity detection task can improve the reliability of the data memory.The reliability of the memory data is analyzed by simulating and analyzing the fault tolerance method.Fault injection experiments show that the method can achieve the reliability of data storage,and meet the expected design target.The method can be applied into the reliability design of the storage in CubeSat system.


[1] 李亮,张翔,廖文和.TW-1B立方星被动热控技术[J].南京理工大学学报,2015,39(5):578-582.

Li Liang,Zhang Xiang,Liao Wenhe.Passive thermal control technology of TW-1B CubeSat[J].Journal of Nanjing University of Science and Technology,2015,39(5):578-582.
Li Junyu,Wu Baofeng,Zhang Xiaomin.Development of CubeSat and its enlightenment[J].Spacecraft Engineering,2012,21(3):80-87.
[3]孙吉利,张平.基于 FPGA 的星载计算机自检 EDAC 电路设计[J].微计算机信息,2009,25(23):131-133.
Sun Jili,Zhang Ping.A self-checking EDAC design based on FPGA for spacecraft computer[J].Scientific Journal of Microelectronics,2009,25(23):131-133.
Li Wei,Liu Dongbin.High reliability design technology of FPGA under aerospace radiation[J].Microcontrollers & Embedded Systems,2011,11(10):12-14.
Liu Xiaohui,Wu Wei,Ou Gang.Study of the reliability for software-implemented EDAC technology[J].Signal Processing,2011,27(8):1140-1146.
[7]Goodman R M,Sayano M.The reliability of semiconductor RAM memories with on-chip error-correction coding[J].IEEE Transactions of Information Theory,1991,37(3):884-896.
[8]Blaum M,Goodman R,McEliece R.The reliability of single-error protected computer memories[J].IEEE Transactions on Computers,1988,37(1):114-119.
[9]吴晓青,龙翔,杨雄.基于32位SPARC微处理器的EDAC设计[J].软件,2014(1):58-59.Wu Xiaoqing,Long?
Xiang,Yang Xiong.EDAC design based on 32 bit SPARC microprocessor[J].Computer Engineering & Software,2014(1):58-59.
Chen Guolin,Sun Yi,Zhang Lisheng.Design of fault-tolerance based on uC/OS-II[J].Computer Applicantions and Software,2007,24(7):1-2.


Last Update: 2016-02-29